

- 7 stores a target instruction which has been translated to at least one host
- 8 instruction[s], and
- 9 software means responding to an indication that a memory address to be
- 10 written stores a target instruction which has been translated to at least
- η_{11} one host instruction[s] for [protecting against writing the memory
 - 12 address until it has been assured assuring that host instructions
 - 13 translated from target instructions stored at [translations associated
 - with] the memory address will not be utilized [before being updated] once
 - 15 the memory address has been written.
 - 1 Claim 2 (amended). A system for [protecting memory from being
 - 2 written] maintaining translation consistency as claimed in Claim 1 in
 - 3 which the hardware means comprises:
 - 4 a look-aside buffer including a plurality of storage locations for virtual
 - 5 addresses and associated physical addresses, and
 - 6 a storage position in each storage location of the translation look aside
 - 7 buffer.
 - 1 Claim 3 (amended). A system for [protecting memory from being
 - 2 written] maintaining translation consistency as claimed in Claim 1 in
 - 3 which the software means [for protecting against writing the memory
 - 4 address] invalidates [translations associated with] host instructions
 - 5 <u>translated from target instructions stored at</u> the memory address.

1 Cancel Claim 4.

89

Trans04D

D
. 🗂

- 1 ゟ (amended). A system for [protecting memory from being
- 2 written] maintaining translation consistency as claimed in Claim 1 in
- which the software means for protecting against writing the memory 3
- 4 address removes translations associated with the memory address.
- Claim 6 (amended). 1 A system for [protecting memory from being
- 2 written maintaining translation consistency as claimed in Claim 1 in
- 3 which the hardware means comprises:
- 4 a look-aside buffer including a plurality of storage locations for
- 5 virtual addresses and associated physical addresses, and
- 6 a storage position in each storage location of the translation look
- 7 aside buffer; and
- 8 in which the software means for protecting against writing the memory
- 9 address removes translations associated with the memory address.
- Cancel Claims 10, 11, 14-17.
- Claim 18, line 11, change "beforeaccessing" to --before accessing--.
- Claim 1/9 (amended). A memory controller as claimed in Claim 18 in 1
- 2 which the means for detecting an indication in a storage location to
- 3 prevent a write access of [to] the physical address and for indicating a
- 4 subsequent operation before accessing the address comprises
- 5 means for generating an exception in response to detection of an
- 6 indication, and

Trans04D

10/11/00